## JVC

## SERVICE MANUAL COMPACT COMPONENT SYSTEM

## MX-G68V MX-G65V

## Area Suffix

US -.............-Singapore UX -.........- Saudi Arabia


Video CD

| Model | Color |
| :---: | :--- |
| CA-MXG68V | Shanpagne-gold |
| CA-MXG65V | Silver |

## Contents

Safety precautions ..... 1-2
Preventing static electricity ..... 1-3
Important for laser products ..... 1-4
Disassembly method ..... 1-5
Wiring connection ..... 1-18
Adjustment method ..... 1-19

Flow of functional operation until TOC read -----------1-23
Maintenance of laser pickup ---........--1-24
Replacement of laser pickup -----------1-24

Description of major ICs ---..............-1-33~52

## Safety Precautions

1. This design of this product contains special hardware and many circuits and components specially for safety purposes. For continued protection, no changes should be made to the original design unless authorized in writing by the manufacturer. Replacement parts must be identical to those used in the original circuits. Services should be performed by qualified personnel only.
2. Alterations of the design or circuitry of the product should not be made. Any design alterations of the product should not be made. Any design alterations or additions will void the manufacturer's warranty and will further relieve the manufacture of responsibility for personal injury or property damage resulting therefrom.
3. Many electrical and mechanical parts in the products have special safety-related characteristics. These characteristics are often not evident from visual inspection nor can the protection afforded by them necessarily be obtained by using replacement components rated for higher voltage, wattage, etc. Replacement parts which have these special safety characteristics are identified in the Parts List of Service Manual. Electrical components having such features are identified by shading on the schematics and by ( $\Lambda$ ) on the Parts List in the Service Manual. The use of a substitute replacement which does not have the same safety characteristics as the recommended replacement parts shown in the Parts List of Service Manual may create shock, fire, or other hazards.
4. The leads in the products are routed and dressed with ties, clamps, tubings, barriers and the like to be separated from live parts, high temperature parts, moving parts and/or sharp edges for the prevention of electric shock and fire hazard. When service is required, the original lead routing and dress should be observed, and it should be confirmed that they have been returned to normal, after re-assembling.
5. Leakage current check (Electrical shock hazard testing)

After re-assembling the product, always perform an isolation check on the exposed metal parts of the product (antenna terminals, knobs, metal cabinet, screw heads, headphone jack, control shafts, etc.) to be sure the product is safe to operate without danger of electrical shock.
Do not use a line isolation transformer during this check.

- Plug the AC line cord directly into the AC outlet. Using a "Leakage Current Tester", measure the leakage current from each exposed metal parts of the cabinet, particularly any exposed metal part having a return path to the chassis, to a known good earth ground. Any leakage current must not exceed 0.5 mA AC (r.m.s.).
- Alternate check method

Plug the AC line cord directly into the AC outlet. Use an AC voltmeter having, 1,000 ohms per volt or more sensitivity in the following manner. Connect a $1,500 \Omega 10 \mathrm{~W}$ resistor paralleled by a $0.15 \mu \mathrm{~F}$ AC-type capacitor between an exposed metal part and a known good earth ground. Measure the AC voltage across the resistor with the AC voltmeter.
Move the resistor connection to each exposed metal part, particularly any exposed metal part having a return path to the chassis, and measure the AC voltage across the resistor. Now, reverse the plug in the AC outlet and repeat each measurement. Voltage measured any must not exceed 0.75 V AC (r.m.s.). This corresponds to 0.5 mA AC (r.m.s.).


## Warning

1. This equipment has been designed and manufactured to meet international safety standards.
2. It is the legal responsibility of the repairer to ensure that these safety standards are maintained.
3. Repairs must be made in accordance with the relevant safety standards.
4. It is essential that safety critical components are replaced by approved parts.
5. If mains voltage selector is provided, check setting for local voltage.

## CAUTION

Burrs formed during molding may be left over on some parts of the chassis. Therefore, pay attention to such burrs in the case of preforming repair of this system.

In regard with component parts appearing on the silk-screen printed side (parts side) of the PWB diagrams, the parts that are printed over with black such as the resistor ( $\square$ ) diode ( ) and ICP ( ) or identified by the " 4 " mark nearby are critical for safety.
When replacing them, be sure to use the parts of the same type and rating as specified by the manufacturer. (Except the J\&C version)

## Preventing static electricity

## 1. Grounding to prevent damage by static electricity

Electrostatic discharge (ESD), which occurs when static electricity stored in the body, fabric, etc. is discharged, can destroy the laser diode in the traverse unit (optical pickup). Take care to prevent this when performing repairs.

## 2. About the earth processing for the destruction prevention by static electricity

 In the equipment which uses optical pick-up (laser diode), optical pick-up is destroyed by the static electricity of the work environment.Be careful to use proper grounding in the area where repairs are being performed.

## 2-1 Ground the workbench

Ground the workbench by laying conductive material (such as a conductive sheet) or an iron plate over it before placing the traverse unit (optical pickup) on it.

## 2-2 Ground yourself

Use an anti-static wrist strap to release any static electricity built up in your body.


## 3. Handling the optical pickup

1. In order to maintain quality during transport and before installation, both sides of the laser diode on the replacement optical pickup are shorted. After replacement, return the shorted parts to their original condition. (Refer to the text.)
2. Do not use a tester to check the condition of the laser diode in the optical pickup. The tester's internal power source can easily destroy the laser diode.

## 4. Handling the traverse unit (optical pickup)

1. Do not subject the traverse unit (optical pickup) to strong shocks, as it is a sensitive, complex unit.
2. Cut off the shorted part of the flexible cable using nippers, etc. after replacing the optical pickup. For specific details, refer to the replacement procedure in the text. Remove the anti-static pin when replacing the traverse unit. Be careful not to take too long a time when attaching it to the connector.
3. Handle the flexible cable carefully as it may break when subjected to strong force.
4. It is not possible to adjust the semi-fixed resistor that adjusts the laser power. Do not turn it

## Attention when CD mechanism assembly is decomposed

*Please refer to "Disassembly method" in the text for pick-up and how to detach the CD mechanism assembly.

1. Remove the CD changer unit.
2. Remove the CD holder mechanism.
3. Solder is put up before the card wire is removed from the pickup unit connector on the CD mechanism assembly.
(When the card wire is removed without putting up solder, the CD pick-up assembly might destroy.)
4. Please remove solder after connecting the card wire with the pickup unit connector when you install picking up in the substrate.


Fig. 2

## Important for laser products

## 1.CLASS 1 LASER PRODUCT

2.DANGER : Invisible laser radiation when open and inter lock failed or defeated. Avoid direct exposure to beam.
3.CAUTION : There are no serviceable parts inside the Laser Unit. Do not disassemble the Laser Unit. Replace the complete Laser Unit if it malfunctions.
4.CAUTION : The compact disc player uses invisible laserradiation and is equipped with safety switches whichprevent emission of radiation when the drawer is open and the safety interlocks have failed or are de feated. It is dangerous to defeat the safety switches.
5.CAUTION : If safety switches malfunction, the laser is able to function.
6.CAUTION : Use of controls, adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

## CAUTION Please use enough caution not to

 see the beam directly or touch it in case of an adjustment or operation check.
## Position of labels



## Disassembly method

## <Main body>

■Removing the metal cover
(See Fig. 1 and 2)

1. Remove the three screws $\mathbf{A}$ attaching the metal cover on the back of the body.
2. Remove the six screws B attaching the metal cover on both sides of the body.
3. Remove the metal cover from the body by lifting the rear part of the cover.

ATTENTION: Do not break the front panel tab fitted to the metal cover.

## Removing the CD changer unit

(See Fig. 3 to 6)

- Prior to performing the following procedure, remove the metal cover.

1. Disconnect the card wire which is attached with adhesive to the left side of the CD changer unit.
2. Disconnect the harness from connector CW1 and CW7 on the back of the video CD board.
3. Disconnect the harness from connector RCW6 on the main board.
4. Disconnect the card wire from connector UCW3 on the FL dispaly \& system control board.
5. Remove the two screws $\mathbf{C}$ attaching the CD changer unit on the rear panel.
6. Remove the two screws $\mathbf{D}$ attaching the CD changer unit on the side body.
7. Draw the CD changer unit upward from behind while pulling the rear panel outward.


Fig. 1


Fig. 3


■Removing the front panel assembly (See Fig. 7 to 9 )

- Prior to performing the following procedure, remove the metal cover and the $C D$ changer unit.

1. Disconnect the card wire from connector FCW3 and the harness from connector JCW1, JCW2 ECW1 and HCW3 on the inner side of the main board in the body.
2. Remove the two screws $\mathbf{E}$ attaching the front panel assembly on both sides of the body.
3. Remove the screw $\mathbf{F}$ attaching the earth terminal extending from the cassette mechanism assembly.
4. Remove the screw $\mathbf{G}$ attaching the front panel assembly and main board.
5. Remove the screw $\mathbf{H}$ attaching the front panel assembly on the bottom of the body.
6. Release the two joints a on both sides and two joints b on the bottom of the body using a screwdriver.

Front panel assembly


Fig. 7


Fig. 8
■ Removing the heat sink \& amplifier board
(See Fig. 10 to 12)

- Prior to performing the following procedure, remove the metal cover and the CD changer unit.

1. Remove the four screws I attaching the heat sink cover to the rear panel on the back of the body.
2. Remove the four screws $\mathbf{J}$ attaching the heat sink \& amplifier board to the rear panel on the back of the body.
3. Remove the two screws $\mathbf{K}$ attaching the speaker terminal to the rear panel on the back of the body.
4. Disconnect the card wire from connector ACW1 and the harness from connector ACW2 on the amplifier board.
5. After moving the heat sink upward, remove the claws. Then pull out the heat sink \& amplifier board .


Fig. 12


Fig. 9


Fig. 11

## Removing the tuner board

(See Fig. 11 and 13)

- Prior to performing the following procedure, remove the metal cover and CD changer unit.

1. Disconnect the card wire from connector CON01 on the tuner board.
2. Remove the two screws $L$ attaching the tuner board.


Fig. 13

## Removing the rear panel

- Prior to performing the following procedure, remove the metal cover, CD changer unit, heat sink \& amplifier board and tuner board.

1. Remove the one screw $\mathbf{M}$, three screws $\mathbf{N}$ and three screws $\mathbf{N}^{\prime}$ attaching the rear panel.

## (See Fig.14)



Fig. 14

## ■Removing the main Board

(See Fig. 15)

- Prior to performing the following procedure, remove the metal cover, CD changer unit, heat sink \& amplifier board, tuner board and rear cover.

1. Disconnect the card wire from connector FCW3 and the harness from connector JCW1, JCW2, ECW1 and HCW3 on the main board.
2. Disconnect the harness from connector PCW1 on the power transformer board.
3. Remove the screw $\mathbf{G}$ attaching the main board holder. (See Fig.8)
4. Remove the two screws $\mathbf{O}$ attaching the heat sink and bottom chassis.


Fig. 15

## ■Removing the power ICs

(See Fig. 16 and 17)

- Prior to performing the following procedure, remove the metal cover, CD changer unit, heat sink \& amplifier board .

1. Remove the four screws $\mathbf{P}$ attaching the power ICs to the heat sink.
2. Unsolder the power ICs solder point.


Fig. 16


Fig. 17


Fig. 18

## <Front panel assembly>

- Prior to performing the following procedure, remove the metal cover, the CD changer unit and the front panel assembly.


## Removing the power switch board

(See Fig.19)

1. Disconnect the card wire from connector UCW1 of the power switch board.
2. Remove the five screws $\mathbf{R}$ attaching the power switch board and release the tab coutward.

## Removing the FL display \& system

 control board(See Fig.19)

1. Disconnect the card wire from the connectors UCW3, UCW5,UCW6 and UJW5 on the FL display \& system control board.
2. Remove the five screws $\mathbf{S}$ attaching the FL display \& system board.
3. Disconnect the card wire from the connector UCW2 on the FL display \& system control board.

## Removing the headphone board

(See Fig.20)

- Prior to performing the following procedure remove the FL display \& system control board.

1. You can pull out the headphone board.

## Removing the front board / MIC board

(See Fig. 20 and 21)

- Prior to performing the following procedure, remove the FL display \& system control board.

1. Pull out the volume knob, subwoofer level knob and sound mode knob from front side.
2. Remove the eleven screws $\mathbf{T}$ attaching the front board and release the two tabs d outward.
3. Release the two tabs e outward and remove the MIC board.

## Removing the cassette mechanism assembly <br> (See Fig.20)

1. Disconnect the card wire f from the mechanism board on the cassette mechanism assembly.
2. Remove the six screws $\mathbf{U}$ attaching the cassette mechanism assembly.


Fig. 19


Fig. 20


Fig. 21

## <CD changer unit>

- Prior to performing the following procedure, remove the $C D$ changer unit.


## ■Removing the CD tray (See Fig. 1 to 3)

1. Disconnect the card wire from connector SW1 of the video CD board.
2. Turn the black loading pulley gear on the under side of the CD changer unit in the direction of the arrow and draw the CD tray toward the front until it stops.
3. Disconnect the card wire from connector CW6 of the Video CD board on the upper side of the CD changer unit.
4. Push down the two tray stoppers marked a and pull out the CD tray.


## ■Reinstall the CD tray (See Fig. 4 and 5)

1. Align the gear-cam with the gear-tray as shown fig.4, then mount the CD tray.
2. When assembling the CD tray, take extreme care not engage with gear-synchro.

Fig. 1

Fig. 2


Fig. 3


Fig. 5

## Removing the sensor board / the turn table motor assembly (See Fig.6 to 8)

- Prior to performing the following procedure, remove the CD tray.

1. Remove the screw $\mathbf{A}$ attaching the sensor board and release the two tabs $\mathbf{b}$ attaching the sensor board on the under side of the CD tray.
2. Disconnect the harness from connector CW1 on the sensor board and release the harness from the two hooks $\mathbf{c}$. Remove the sensor board.
3. Remove the screw $\mathbf{B}$ attaching the turn table. Detach the turn table from the tray.
4. Pull outward the tab marked $\mathbf{d}$ attaching the turn table motor assembly on the upper side of the tray and detach the turn table motor assembly from the tray.

Removing the belt, the Video CD board (See Fig. 9 and 10)

- Prior to performing the following procedure, remove the CD tray.

1. Disconnect the harness from connector on the CD mechanism board in the CD mechanism assembly on the under side of the CD changer unit. Disconnect the card wire from the pickup unit connector.
2. Detach the belt from the pulley on the upper side of the CD changer unit (Do not stain the belt with grease).
3. Disconnect the card wire from the connector SW1 on the Video CD board.
※ Remove the three screws D attaching the video CD board. First release the three tabs f and tabs e attaching the video CD board motor to raise the video CD board slightly, then release the video CD board.

If the tabs $\mathbf{e}$ and $\mathbf{f}$ are hard to release, it is recommendable to unsolder the two soldered points on the motor terminal of the video CD board.


Fig. 6


Fig. 7


Fig. 8


Fig. 9


Fig. 10

■ Removing the CD mechanism holder assembly (mechanism included)
(See Fig. 11 to 13)

1. Disconnect the card wire from pickup unit connector on the motor board in the CD mechanism holder assembly on the under side of the CD changer unit.
2. Remove the screw $\mathbf{E}$ attaching the shaft on the right side of the CD mechanism holder assembly.
3. Pull outward the stopper fixing the shaft on the left side and remove the CD mechanism holder assembly from behind in the direction of the arrow $\star$.

4. Pull out the CD mechanism holder assembly.


Fig. 12
Fig. 13

## <Cassette mechanism section>

- Prior to performing the following procedure, removing the cassette mechanism.


## ■ Removing the R/P head.

(Fig. 1 to 3)

1. Remove the screw $\mathbf{A}$ attaching the $R / P$ head right side.
2. Remove the screw $\mathbf{B}$ attaching $R / P$ head left side.
(Screw B : Head azimuth adjusting screw.)

Removing the P.B. head.
(Fig. 1 to 3)

1. Removing the screw $\mathbf{C}$ attaching the P.B. head right side.
2. Removing the screw $\mathbf{D}$ attaching the P.B. head left side.
(Screw D : Head azimuth adjusting screw.)


Fig. 3
Fig. 2

## ■ Removing the pinch roller unit.

(Fig. 4)

- Prior to performing the following procedure, removing the cassette mechanism.

1. Remove the two screws $\mathbf{E}$ attaching the pinch roller unit.

## Attention: <br> The pinch roller cap is forcefully fitted to the shaft of the pinch roller unit. If the pinch roller cap is taken out by force, the shaft will be broken. When replacing the pinch roller, it should be changed as a pinch roller unit itself.



## Removing the flywheel. (Fig. 5 to 7)

- Prior to performing the following procedure, removing the cassette mechanism.

1. Remove the cut washers at $\mathbf{a}$ and $\mathbf{b}$ from the capstan shaft. Then remove the flywheel. When reassembling the flywheel, be sure to use new cut washers as they cannot be reused.

## Removing the motor. <br> (Fig. 7 to 9 )

- Prior to performing the following procedure, removing the cassette mechanism.

1. Unsolder the solder point on the motor terminal.
2. Remove the capstan belt from the motor pulley.
3. Remove the two screws $\mathbf{F}$ attaching the motor bracket.
4. Remove the two screws $\mathbf{G}$ attaching the motor.


Fig. 5


Fig. 6


Fig. 7

< Speaker section >
Removing the side panel
(See Fig. 1)

1. Remove the five screws $\mathbf{A}$ and $\mathbf{B}$ attaching the side panel, then remove the side panel.


Fig. 1


Fig. 2


Fig. 3

## Wiring connection



## Adjustment method

## 1. Tuner



| ITEAM | AM(MW) OSC <br> Adjustment | AM(MW) RF <br> Adjustment | LW OSC <br> Adjustment <br> (Except for J/C) | AM(MW) RF <br> Adjustment |
| :--- | :---: | :---: | :---: | :---: |
| Received FREQ. | $531 \sim 1602 \mathrm{KHz}$ <br> $(9 \mathrm{kHz} \mathrm{step)}$ <br> $53 \sim 1600 \mathrm{KHz}$ <br> $(10 \mathrm{kHz}$ step) | 594 KHz | $146 \sim 290 \mathrm{KHz}$ | 150 KHz |
| Adjustment <br> point | MO | MA | LO | LA |
| Output | $1 \sim 7.0 \pm 0.5 \mathrm{~V}$ | Maximum <br> Output(Fig1-4) | $2 \sim 7.0 \pm 0.5 \mathrm{~V}$ | Maximum <br> Output(Fig1-4) |



Fig 1-4 OSC Voltage

| FM THD Adjustment |  |
| :--- | :---: |
| SSG FREQ. | 98 MHz |
| Adjustment <br> point <br> (FM DET) | FM DETECTOR COIL |
| Output | 60 dB |
| Minumum Distortion (0.4\% below) <br> (Figure 1-1) |  |



Figure1-1 IF CENTER and THD Adjustment


Figure1-2 FM Auto Search Level Adjustment


Figure1-3 AM I.F Adjustment

## 2 Cassette Deck

## To adjust tape speed

1) Measuring tape: i) VT-712
(Tapes recorded with 3 kHz )
ii) AC-225


Figure 1-5

| Step | Item | Pre-Setup <br> Condition | Pre-Setup | To Adjust | Standard | Remark |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | NOR <br> SPEED <br> Control | OUT <br> (connected <br> to the frequency <br> counter) | 1) Deck 1:VT-712 <br> 2) Press PLAY <br> SW button <br> 3) Deck 2:Same <br> as above | Turn VSR1 to <br> left and right <br> (FRONT PCB) | 3KHz | range |



AZIMUTH control screw


Figure 1-7

Figure 1-6


Figure 1-8

## To adjust plabyback level/REC

## Notes

1) Before the actual adjustment, clean the play/recording head.
2) Measuring tape :
i) VT-703 ( 10 kHz AZIMUTH control)
ii) $\mathrm{AC}-225$
3) The cassette deck is connections as shown in figure 1-7.

## 1. Adjust Deck A Play Level

| Step | Item | Pre-Setup <br> Condition | Pre-Setup | To Adjust | Standard | Remark |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: |
| 1 | AZIMUTH | SPK OUT <br> (VTVM is <br> connected to <br> the scope) | After putting VT - <br> 703 into Deck A <br> - Press FWD PLAY <br> button. | - Turn the control <br> screw to as shown <br> in Figure 1-6. | Max output <br> and same phase <br> (both channels) | After <br> adjustment <br> secure it with <br> REGION <br> LOCK. |

## 2. Adjust Deck B Play Level/REC BIAS

| Step | Item | Pre-Setup <br> Condition | Pre-Setup | To Adjust | Standard | Remark |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | AZIMUTH | SPK OUT <br> (VTVM is <br> connected to <br> the scope) | After putting VT-703 <br> into Deck B <br> 1)Press FWD PLAY <br> button. | - Turn the control <br> screw to as shown <br> in Figure 1-6. | Max output <br> and same phase <br> (both channels) $)$ | After <br> adjustment <br> secure it with <br> REGION <br> LOCK. |
| 2 | Recording <br> Bias <br> Voltage | Fig 1-8 | After putting AC-225 <br> into Deck B <br> 1)Press REC PLAY <br> button. <br> 2)MAIN PCB JCW3, <br> connected to VTVM | Turn JSR2L,JSR2R <br> to the right and left | $7 \mathrm{mV}( \pm 0.5 \mathrm{mV})$ |  |

## Flow of functional operation until TOC read



## Maintenance of laser pickup

(1) Cleaning the pick up lens

Before you replace the pick up, please try to clean the lens with a alcohol soaked cotton swab.
(2) Life of the laser diode

When the life of the laser diode has expired, the following symptoms will appear.

1. The level of RF output (EFM output:ampli tude of eye pattern) will below.


## Replacement of laser pickup

Turn off the power switch and,disconnect the power cord from the ac outlet.

(3) Semi-fixed resistor on the APC PC board

The semi-fixed resistor on the APC printed circuit board which is attached to the pickup is used to adjust the laser power. Since this adjustment should be performed to match the characteristics of the whole optical block, do not touch the semi-fixed resistor.
If the laser power is lower than the specified value, the laser diode is almost worn out, and the laser pickup should be replaced.
If the semi-fixed resistor is adjusted while the pickup is functioning normally,the laser pickup may be damaged due to excessive current.

## Troubleshooting

## 1.Amplifier

Power Malfunction : COMMON

<No Output>


## 2. Tuner malfunction (FM/AM)



## 3. Tape



## 4. Video CD

< No DISC>


## <No VIDEO>

- Check the Voltage ( $+5 \mathrm{~V},+3.3 \mathrm{~V}$ )

<No sound of CD Play>
- Check 16.9344 MHz OSC at pin38 of MIC1
- Check Voltage ( $+5, \pm 12$ )
- Check all Connection between VCD pack PCB and Main, Front PCB



## <Check Pick-up>



## MX-G68V/MX-G65V

<3CD Tray does not close/open>


## Description of major ICs

74HCU04 (OIC1) : Optical

1. Pin layout


BA4560 (AIC3,AIC4,AIC5,AIC6,AIC7, FIC2,FIC4,HIC1, JIC2,UIC3) : Dual op. amplifier

1. Pin layout


STK402-090 (AIC2) : Power amplifier
1.Pin layout


STK402-040 (AIC1) : Power amplifier
1.Pin layout


## ■ KS9290 (IC201): Digital signal processor for CD player

1. Pin layout

2. Block diagram

3. Pin function

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | VSSA_PLL | - | Analog Ground for DPLL |
| 2 | VCO1LF | O | Pump out for VCO1 |
| 3 | VSSD_PLL | - | Digital Ground Separated Bulk Bias for DPLL |
| 4 | VDDD_PLL | - | Digital Power Separated Bulk Bias for DPLL (3V Power) |
| 5 | VDDD1-5V | - | Digital Power (5V Power, I/O PAD) |
| 6 | XIN | 1 | X'tal oscillator input ( 16.9344 MHz ) |
| 7 | XOUT | O | X'tal oscillator output |
| 8 | VSSD1 | - | Digital Ground (I/O PAD) |
| 9 | EFMI | 1 | EFM signal input |
| 10 | LOCK | $\bigcirc$ | CLV Servo locking status output |
| 11 | SMEF | $\bigcirc$ | LPF time constant control of the spindle servo error signal |
| 12 | SMDP | $\bigcirc$ | Phase control output for Spindle Motor drive |
| 13 | SMDS | $\bigcirc$ | Speed control output for Spindle Motor drive |
| 14 | WDCK | O | Word clock output (Normal Speed : 88.2KHz, Double Speed : 176.4 KHz ) |
| 15 | TESTV | 1 | Various Data/Clock Input |
| 16 | LKFS | $\bigcirc$ | The Lock status output of frame sync |
| 17 | C4M | O | 4.2336 MHz clock output |
| 18 | RESETB | I | System Reset at 'L' |
| 19 | MLT | 1 | Latch signal input from Micom |
| 20 | MDAT | 1 | Serial data input from Micom |
| 21 | MCK | I | Serial data receiving clock input from Micom |
| 22 | ISTAT | O | The internal status output to Micom |
| 23 | SOS1 | O | Sub code sync signal (S0+S1) output |
| 24 | SQCK | I | Sub code-Q data transfering bit clock input |
| 25 | SQDT | O | Sub code-Q data serial output |
| 26 | MUTE | 1 | System mute at 'H' |
| 27 | VDDD2-3V | - | Digital Power (3V Power, Internal Logic) |
| 28 | VSSD2 | - | Digital Ground (Internal Logic) |
| 28 | VDDD3-5V | - | Digital Power (5V Power, I/O PAD) |
| 30 | SBCK | 1 | Sub code data transfering bit clock |
| 31 | JITB | O | Internal SRAM jitter margin status output |
| 32 | C2PO | $\bigcirc$ | C2 pointer output |
| 33 | DATX | $\bigcirc$ | Digital audio data output |
| 34 | SADTO | $\bigcirc$ | Serial audio data output (48 slot, MSB first) |
| 35 | LRCKO | $\bigcirc$ | Channel clock output |
| 36 | BCKO | $\bigcirc$ | Bit clock output |
| 37 | BCKI | 1 | Bit clock input |
| 38 | LRCKI | 1 | Channel clock input |
| 39 | SADTI | 1 | Serial audio data input (48 slot, MSB first) |
| 40 | VSSD_DAC | - | Digital Ground for DAC |
| 41 | VDDD_DAC | - | Digital Power for DAC (3V Power) |
| 42 | RCHOUT | O | Right-Channel audio output through DAC |
| 43 | VSSA_DAC | - | Analog Ground for DAC |
| 44 | VREF | O | Reference Voltage output for bypass |
| 45 | VHALF | O | Reference Voltage output for bypass |
| 46 | VDDA_DAC | - | Analog Power for DAC (3V Power) |
| 47 | LCHOUT | O | Left-Channel audio output through DAC |
| 48 | VDDA_PLL | - | Analog Power for PLL (3V Power) |

## ■BA3837 (IC301) : MIC Mixer

1.Block diagram

2.Pin function

| Pin No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 1 | VCC | - | Power supply |
| 2 | MIC IN | I | Microphone mixing input |
| 3 | LOUT | O | Channel L output |
| 4 | FK | - | Non connect |
| 5 | TK | - | Non connect |
| 6 | LIN | I | Channel L input |
| 7 | BIAS | I | Signal bias |
| 8 | GND | - | Connect to GND |
| 9 | RIN | I | Channel R input |
| 10 | LPF1 | O | Connects to LPF time constant element |
| 11 | LPF2 | O | Connects to LPF time constant element |
| 12 | LPF3 | O | LPF output |
| 13 | ROUT | O | Channel R output |
| 14 | CONTA | I | Mode select input A |
| 15 | CONTB | I | Mode select input B |
| 16 | CONTC | I | Mode select input C |

## ■ KA22291 (JIC1) : Cassette amp.



■ KA3082 (SIC4) : Bi-directional DC motor driver

2.Pin function

| Pin No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- |
| 1 | GND | - | Ground |
| 2 | VO1 | O | Output 1 |
| 3 | VZ1 | - | Phase compensation |
| 4 | VCTL | I | Motor speed control |
| 5 | VIN1 | I | Input 1 |
| 6 | VIN2 | I | Input 2 |
| 7 | SVCC | - | Supply voltage ( Signal ) |
| 8 | PVCC | - | Supply voltage (Power ) |
| 9 | VZ2 | - | Phase compensation |
| 10 | VO2 | O | Ooutput 2 |

## 3.Block Diagram



## KB9226 (IC101) : RF amp. \& Servo signal processor

1. Pin layout

2. Block diagram


## 3. Pin function

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | RFM | 1 | RF summing amp. inverting input |
| 2 | RFO | O | RF summing amp. output |
| 3 | EQI | 1 | RFO DC eliminating input(use by MIRROR, FOK ,AGC \& EQ terminal) |
| 4 | EQO | O | RF equalizer output |
| 5 | EFMI | 1 | EFM slice input. (input impedance 47K) |
| 6 | VCC | P | Main power supply |
| 7 | FRSH | 1 | Capcitor connection to focus search |
| 8 | FSET | 1 | Filter bias for focus, tracking,spindle |
| 9 | FLB | I | Capacitor connection to make focus loop rising band |
| 10 | FGD | 1 | Terminal to change the hign frequency gain of focus loop |
| 11 | FSI | 1 | Focus servo input |
| 12 | TGU | 1 | Connect the component to change the high frequency of tracking Loop |
| 13 | ISTAT | $\bigcirc$ | Internal status output |
| 14 | MCK | 1 | Micom clock |
| 15 | MDATA | 1 | Data input |
| 16 | MLT | 1 | Data latch input |
| 17 | RESET | 1 | Reset input |
| 18 | CLVI | 1 | Input the spindle control output from DSP |
| 19 | WDCK | 1 | 88.2 KHz input terminal from DSP |
| 20 | LOCK | 1 | Sled run away inhibit pin (L: sled off \& tracking gain up) |
| 21 | EFM | O | EFM output for RFO slice(to DSP) |
| 22 | ASY | I | Auto asymmetry control input |
| 23 | SPM | 1 | Spindle amp. inverting input |
| 24 | SPO | O | Spindle amp. output |
| 25 | SLM | I | Sled servo inverting input |
| 26 | SLO | O | Sled servo output |
| 27 | SLP | I | Sled servo noninverting input |
| 28 | TEM | 1 | Tracking servo amp.inverting input |
| 29 | TEO | O | Tracking servo amp. output |
| 30 | FEM | I | Focus servo amp. inverting input |
| 31 | FEO | $\bigcirc$ | Focus servo amp. output pin |
| 32 | GND | P | Main ground |
| 33 | $\begin{aligned} & \text { TZC/ } \\ & \text { SSTOP } \end{aligned}$ | I | Tracking zero crossing input \& Check the position of pick-up wherther inside or not |
| 34 | TEIO | B | Tracking error output \& Tracking servo input |
| 35 | LPFT | 1 | Tracking error integration input (to automatic control) |
| 36 | ATSC | 1 | Anti-shock input |
| 37 | LD | O | APC amp. output |
| 38 | PD | I | APC amp. input |
| 39 | PDAC | I | Photo diode A \& C RF I/V amp. inverting input |
| 40 | PDBD | I | Photo diode B \& D RF I/V amp. inverting input |
| 41 | PDF | I | Photo diode F \& tracking(F) I/V amp. inverting input |
| 42 | PDE | I | Photo diode E \& tracking(E) I/V amp. inverting input |
| 43 | DCB | 1 | Capacitor connection to limit the defect detection |
| 44 | MCP | 1 | Capacitor connection to mirror hold |
| 45 | DCCI | O | Output pin to connect the component for defect detect |
| 46 | DCCO | 1 | Input pin to connect the component for defect detect |
| 47 | VREF | $\bigcirc$ | (VCC+GND)/2 Voltage reference output |
| 48 | EQC | 1 | AGC_equalize level control terminal \& capacitor terminal to input in to VCA |

## MX-G68V/MX-G65V

## ■ KA9259D (SIC3) : 5-ch Motor driver

1. Pin layout


## 2. Block diaguram


3. Pin function

| Pin No. | Symbol | I/O | Function | Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | DO1.1 | 0 | Focus output 1 (-) | 15 | D05.1 | 0 | Loading output 1(+) |
| 2 | DO1.2 | 0 | Focus output 2 (+) | 16 | D05.2 | 0 | Loading output 2(-) |
| 3 | DI1.1 | I | Focus input 1 | 17 | DO3.1 | 0 | Sled output (-) |
| 4 | DI1. 2 | 1 | Focus input 2 (Adjustable) | 18 | DO3.2 | 0 | Sled output (+) |
| 5 | REB | 0 | Regulator base | 19 | DI3 | I | Sled input |
| 6 | REO | 0 | Regulator output, 5V | 20 | LD CTL | 1 | Loading motor speed control |
| 7 | MUTE | I | Mute | 21 | $\mathrm{V}_{\mathrm{CC} 1}$ | - | Supply voltage 1 |
| 8 | GND1 | - | Ground 1 | 22 | $\mathrm{V}_{\text {CC2 }}$ | - | Supply voltage 2 |
| 9 | DI5.1 | 1 | Loading input 1 | 23 | VREF | 1 | 2.5 V bias |
| 10 | DI2 | 1 | Spindle input 2 | 24 | DI4.1 | 1 | Tracking input 1 (Adjustable) |
| 11 | DO2.1 | 0 | Spindle output (+) | 25 | D14.2 | 1 | Tracking input 2 |
| 12 | DO2.2 | 0 | Spindle output (-) | 26 | D04.1 | 0 | Tracking output 1 (+) |
| 13 | GND2 | - | Ground 2 | 27 | DO4.2 | 0 | Tracking output 2 (-) |
| 14 | DI5.2 | 1 | Loading input 2 | 28 | GND3 | - | Ground 3 |

■ 4959 (RIC1) : Voltage regulator
1.Pin layout

2.Block diagram

3.Pin function

| Pin No. | Symbol | Function |
| :---: | :---: | :--- |
| 1 | OUT 12V (b) | $12 \mathrm{~V} / 1.3 \mathrm{~A}$ SWITCHED OUTPUT VOLTAGE |
| 2 | $\mathrm{~V}_{\text {S }}$ | Supply Voltage |
| 3 | OUT 5.6V | $5.6 \mathrm{~V} / 250 \mathrm{~mA}$ OUTPUT VOLTAGE |
| 4 | N.C. | not connected |
| 5 | EN 12V (b) | Enable 12V/1.3A SWITCHED OUTPUT VOLTAGE |
| 6 | GND | Ground |
| 7 | EN 12V (a) | Enable 12V/0.8A SWITCHED OUTPUT VOLTAGE |
| 8 | EN 8.6V | Enable 8.6V/0.6A SWITCHED OUTPUT VOLTAGE |
| 9 | OUT 8.6 | $8.6 \mathrm{~V} / 0.6 \mathrm{~A}$ SWITCHED OUTPUT VOLTAGE |
| 10 | V $_{\text {S }}$ | Supply Voltage |
| 11 | OUT 12 V (a) | $12 \mathrm{~V} / 0.8 \mathrm{~A}$ SWITCHED OUTPUT VOLTAGE |

■ LA1837 (IC01) : FM IF/DET AM RF/IF/DET


## LC72131M (IC02) : PLL frequency synthesizer

1. Pin layout

| XIN | 1 | $\bigcirc 20$ | XOUT |
| :---: | :---: | :---: | :---: |
| CE | 2 | 19 |  |
| DI | 3 | 18 | AOUT |
| CL | 4 | 17 | AIN |
| DO | 5 | 16 | PD |
| B01 | 6 | 15 | Vdd |
| $\overline{\mathrm{BO} 2}$ | 7 | 14 | FMIN |
| B03 | 8 | 13 | AMIN |
| $\overline{\mathrm{BO}}$ | 9 | 12 | IO2 |
| 101 | 10 | 11 | IFIN |

2. Block diagram


## 3. Pin function

| Pin <br> No. | Symbol | I/O | Function | Pin <br> No. | Symbol | I/O |  |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: | :--- |
| 1 | XIN | I | X'tal oscillator connect $(4.5 \mathrm{MHz} / 7.2 \mathrm{MHz})$ | 11 | IFIN | I | IF counter signal input |
| 2 | CE | - | Chip enable | 12 | $\overline{\mathrm{IO} 2}$ | $\mathrm{I} / \mathrm{O}$ | I/O port |
| 3 | DI | I | Input data | 13 | AMIN | I | AM Local oscillator signal input |
| 4 | CL | I | Clook | 14 | FMIN | I | FM Local oscillator signal input |
| 5 | DO | O | Output data | 15 | VDD | I | Power suplly(VDD=4.5-5.5V) |
| 6 | $\overline{\mathrm{BO} 1}$ | O | Output port | 16 | PD | O | Charge pump output |
| 7 | $\overline{\mathrm{BO} 2}$ | O | Output port | 17 | AIN | I | Low-pass filter |
| 8 | $\overline{\mathrm{BO} 3}$ | O | Output port | 18 | AOUT | O | Amplifier Tr |
| 9 | $\overline{\mathrm{BO} 4}$ | O | Output port | 19 | GND | - | Connected to GND |
| 10 | $\overline{\mathrm{IO} 1}$ | $\mathrm{I} / \mathrm{O}$ | I/O port | 20 | XOUT | I | X'tal oscillator connect (4.5MHz/7.2MHz) |

TDA7442D (FIC1) : Audio processor
1.Pin layout



## M65855FP (EIC1) : Sound processor

1. Pin layout

2. Block diagram.
3. Pin function

| Pin No. | Symbol | Function |
| :---: | :--- | :--- |
| 1 | GND |  |
| 2 | ECHOVOL | Echo level control with external DC voltage |
| 3 | REF | To connect 1/2 Vcc output and filter capacitor |
| 4 | OP2 IN | Uses external C to from an D/A conversion <br> integrator |
| 5 | OP2 OUT |  |



## MX-G68V/MX-G65V

## MSM66587 (MIC1) : Microprocessor



## 2.Block diagram



## 3.Pin function

MSM66587

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1~2 | P12_0~P12~2 | I/O | Input or output can be specified for each bit with the port 12 Mode Register |
| 3 | INT2/P12_2 | I/O | Input or output can be specified for each bit with the port 12 Mode Register |
| 4 | INT3/P12_3 | I/O | Input or output can be specified for each bit with the port 12 Mode Register |
| 5~8 | P12_4~P12_7 | I/O | Input or output can be specified for each bit with the port 12 Mode Register |
| 9 | VDD | I | Power supply +5 V |
| 10 | (Vdd) Vref | 1 | This is the reference voltage pin for the A/D converter (VDD for MSM66585). |
| 11 | (GND) AGND | 1 | This is the ground input pin for the A/D converter (GND for MSM66585). |
| 12~15 | (TEST0) AIO~Al3 | 1 | These are analog input pins for the A/D converter (test pins for MSM66585). |
| 16 | GND | 1 | Connect to GND |
| 17 | VDD | 1 | Power supply +5 V |
| 18 | EIMOK/P4_0 | 1 | Input or output can be specified for each bit with the port 4 Mode Register |
| 19~25 | P4_1~P4_7 | I | Input or output can be specified for each bit with the port 4 Mode Register |
| 26~33 | P8_0~P8_7 | 1 | Input or output can be specified for each bit with the port 8 Mode Register |
| 34 | RES | 1 | This is an active-low reset input pin. |
| 35 | NMI | 1 | This input pin requests a non-maskable interrupt. |
| 36 | EA | 1 | When this pin is low, all program addresses will access external program memory. |
| 37 | VDD | I | Power supply +5 V |
| 38 | OSOO | 1 | This pins connect to a crystal oscillator. |
| 39 | OSC1 | 0 | This pins connect to a crystal oscillator. |
| 40 | GND | I | Connect to GND |
| 41~43 | P7_5~P7_7 | I/O | Input or output can be specified for each bit with the port 7 Mode Register |
| 44 | PWN0/P7_4 | I/O | Input or output can be specified for each bit with the port 7 Mode Register |
| 45 | CLKOUT/P7_3 | I/O | Input or output can be specified for each bit with the port 7 Mode Register |
| 46 | WAIT/P7_2 | 1/0 | Input or output can be specified for each bit with the port 7 Mode Register |
| 47 | RD/P7_1 | I/O | Input or output can be specified for each bit with the port 7 Mode Register |
| 48 | WR/P7_0 | 1/0 | Input or output can be specified for each bit with the port 7 Mode Register |
| 49 | P5_4PSEN/P5_4 | I/O | Input or output can be specified for each bit with the port 5 Mode Register |
| 50 | ALE/P5_5 | I/O | Input or output can be specified for each bit with the port 5 Mode Register |
| 51~58 | P0_0~7/ADO~AD7 | I/O | Input or output can be specified for each bit with the port 0 Mode Register |
| 59~66 | P1_0~7/A8~A15 | I/O | Input or output can be specified for each bit with the port 1 Mode Register |
| 67 | VDD | 1 | Power supply +5 V |
| 68 | GND | 1 | Connect to GND |
| 69~72 | P9_0~3/A16~A19 | I/O | Input or output can be specified for each bit with the port 9 Mode Register |
| 73~76 | P9_4~P9_7 | I/O | Input or output can be specified for each bit with the port 9 Mode Register |
| 77~80 | P2_0~P2_3 | I/O | Input or output can be specified for each bit with the port 2 Mode Register |
| 81 | P2_4/RT08 | I/O | Input or output can be specified for each bit with the port 2 Mode Register |
| 82 | P2_5/RT09 | I/O | Input or output can be specified for each bit with the port 2 Mode Register |
| 83~84 | P2_6~P2_7 | I/O | Input or output can be specified for each bit with the port 2 Mode Register |
| 85~92 | P10_1~P10_7 | I/O | Input or output can be specified for each bit with the port 10 Mode Register |
| 93 | VDD | I | Power supply +5 V |
| 94 | GND | 1 | Connect to GND |
| 95~96 | P6_0~1/INT0~1 | 1/0 | Input or output can be specified for each bit with the port 6 Mode Register |
| 97 | P6 2/RXD1 | I/O | Input or output can be specified for each bit with the port 6 Mode Register |
| 98 | P6_3/TXD1 | I/O | Input or output can be specified for each bit with the port 6 Mode Register |
| 99 | P6_4/TXD1 | I/O | Input or output can be specified for each bit with the port 6 Mode Register |
| 100 | P6_5/RXC1 | I/O | Input or output can be specified for each bit with the port 6 Mode Register |

W9923QF (MIC4) : VCD driver

1. Pin layout

(1/2)
2 Pin function

| Pin No. | Symbol | type | Function |
| :---: | :--- | :---: | :--- |
| $1 \sim 2$ | GPO~1 | I/O | Programmable input/output 1 |
| 3 | CS\# | I | Chip select input, active LOW; optional |
| $4 \sim 5$ | MD $<14 \sim 15>$ | I/O | DRAM data bus |
| $6,14,22,35$ | VDD |  | $3.3 V$ power supply |
| $7,15,23,36,44$ | VSS |  | OV ground |
| $8 \sim 13$ | MD $<8 \sim 13>$ | I/O | DRAM data bus |
| $16 \sim 21$ | MD<2~7> | I/O | DRAM data bus |
| $24 \sim 25$ | MD $<0 \sim 1>$ | I/O | DRAM data bus |
| 26 | CASIN $\#$ |  | Column address strobe input to lach data from DRAM, <br> rising edge active |


| Pin No. | Pin Name | type | Function |
| :---: | :---: | :---: | :---: |
| 27 | VDD5V |  | 5 V power supply |
| 28~34 | MA<2~8> | 0 | DRAM address bus |
| 37~38 | $\mathrm{MA}<0 \sim 1>$ | 0 | DRAM address bus |
| 39 | CS\# | 0 | Column address strobe output, falling edge active |
| 40 | WE\# | 0 | Write enableoutput, active LOW to indicate write operation to DRAM |
| 41 | RAS\# | O | Row address strobe output, falling edge active |
| 42 | DAEMP | 1 | DA emphasis input, active HIGH |
| 43,60,69,92 | VDD |  | 3.3V power supply |
| 45 | PCMCLK | 0 | Audio PCM clock output |
| 46 | PCMWS | 0 | PCM channel word selector, active HIGH, programmable |
| 47 | PCMSD | 0 | Audio PCM serial data output |
| 48 | EMP | 0 | Audio emphasis flag, active HIGH |
| 49 | VSYNC\# | I/O | Vertical synch, active LOW, input/output programmable, default in INPUT state |
| 50 | HSYNC\# | I/O | Horizontal sync, active LOW, input/output programmable, default in INPUT state |
| 51 | CSYNC | O | Composite sync signal, active LOW |
| 52~55 | PD<4~7> | O | Pixel Data bus |
| 57 | VCLK | I/O | Video clock, usually 27MHz for TV scan, twice the luminance rate, input/output programmable, default in INPUT state |
| 58~59 | $\mathrm{PD}<2 \sim 3>$ | 0 | Pixel Data bus |
| 61~62 | PD<0~1> | 0 | Pixel Data bus |
| 63 | BLANK\# | 0 | Composite blank, active LOW HSYNC\# are in input state |
| 64,71,75,93 | VSS |  | OV ground |
| 65~68,70 | SD<0~3,4> | I/O | System data bus |
| 72~73 | SD<5~7> | I/O | System data bus |
| 76 | MCLK | 1 | Main clock input, typically 40.5 MHz |
| 77 | BUSY\# | 0 | Bus BUSY, LOW indicates bus busy, open |
| 78 | ALE | 1 | active HIGH, address latch enable for 8051 |
| 79 | SO | 0 | Address select output, valid from IOAR+10h to IOAR+2fh (total 32 byteaddresses), active LOW |
| 80 | IRQ\# | 0 | Interrupt request output, active when an interrupt event is triggered, active LOW |
| 81 | WR\# | I | write enable, active LOW |
| 82 | RD\# | 1 | Read enable, active LOW |
| 83~85 | SA<5~7> | 1 | System address bus |
| 86 | VDD5V |  | 3.3V power supply |
| 87~91 | SA<0~4> | I | System address bus |
| 94 | ACLK | I | Optional secondary clock for audio sampling rate, PCM clock |
| 95 | ACLKO | 0 | ACLK output, ACLK and ACLKO are used for crystal input pins |
| 96 | CDCLK | I | CD bit clock input |
| 97 | CDSD | I | CD serial data input |
| 98 | CDWS | 1 | CD data word selector |
| 99 | C2PO | 1 | CD data byte erasure flag |
| 100 | RESET | 1 | System reset, active HIGH |

## ■ W9952QP (MIC3) : TV encoder

1. Pin layout


| $\stackrel{\text { O}}{\stackrel{\text { Ü }}{\stackrel{0}{e}}}$ | $\underset{\sim}{\aleph}$ | $\stackrel{\stackrel{r}{4}}{\stackrel{6}{\omega}}$ | $\stackrel{\text { ¢ }}{+}$ |  | $\stackrel{\rightharpoonup}{n}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

2. Block diagram.

3. Pin function

W9952QP

| Pin No. | Symbol | 1/0 | Function |
| :---: | :---: | :---: | :---: |
| 21-28 | $\mathrm{P}[7: 0]$ | 1 | YCrCb pixel inputs. They are latched on the falling edge of CLK. YCrCb input data conform to CCIR 601. |
| 29 | CLK | 1 | 2x Pixel clock input for 8-bit YCrCb data. |
| 32 | VSYNCN | 1/0 | Vertical sync input/output. VSYNCN is latched/output following the rising edge of CLK. |
| 1 | HSYNCN | 1/0 | Horizontal sync input/output. HSYNCN is latched/output following the rising edge of CLK. |
| 16 | MASTER | 1 | Master/slave mode select. A logical high for master mode operation. A logical 0 for slave mode operation |
| 15 | CBSWAP | 1 | Cr and Cb pixel sequence set up pin. A logic high swap the Cr and Cb sequence. |
| 14 | SVIDEO | 1 | SVIDEO select input pin. A logic high selects Y/C output. A logic low selects composite video output. |
| 13 | SLEEP | 1 | Power save mode. A logic high on this pin puts the chip into power-down mode. |
| 17-20 | Mode[3:0] | 1 | Mode configuration pin. |
| 2 | TEST | 1 | Test pin. These pins must be connected to DGND. |
| 9 | VREF_IN | 1 | Voltage reference input. An external voltage reference must supply typical 1.235 V to this pin. A 0.1 uF ceramic capacitor must be used to decouple this input to GND. The decoupling capacitor must be as close as possible to minimize the length of the load. This pin may be connected directly to VREF_OUT. |
| 8 | VREF_OUT | 0 | Voltage reference output. It generates typical 1.2 V voltage reference and may be used to drive VREF $\operatorname{IN}$ pin directly. |
| 5 | FSADJ | --- | Full-Scale adjust control pin. The Full-Scale current of D/A converters can be adjusted by connecting a resistor (RSET) between this pin and ground. The relationship is |
| 6 | COMP | --- | Compensation pin. A 0.1 uF ceramic capacitor must be used to bypass this pin to VAA. The lead length must be kept as short as possible to avoid noise. |
| 4 | CVBS_Y | 0 | Composite/Luminance output. This is a high-impedance current source output. The output format can be selected by the PAL pin. The pin can drive a 37.5 W load. If unused , this pin must be connected directly to GND. |
| 11 | CVBS_C | 0 | Composite/Chroma output. This is a high impedance current source Output. The output format can be selected by the PAL pin. The pin can drive a 37.5 W load. If unused, this pin must be connected directly to GND. |
| 10 | NC | --- | No connection |
| 31 | VDD | --- | Digital power pin |
| 30 | DGND | --- | Digital ground pin |
| 7 | VAA | --- | Analog power pin |
| 3,12 | AGND | --- | Analog ground pin |

1. Pin layout

2. Pin function

| Pin No. | Symbol | I/O | Function |
| :---: | :---: | :---: | :---: |
| 1 | A14 | 1 | Address input |
| 2 | A12 | 1 | Address input |
| 3 | A7 | 1 | Address input |
| 4 | A6 | 1 | Address input |
| 5 | A5 | 1 | Address input |
| 6 | A4 | I | Address input |
| 7 | A3 | 1 | Address input |
| 8 | A2 | 1 | Address input |
| 9 | A1 | 1 | Address input |
| 10 | A0 | 1 | Data Input/Output |
| 11 | I/O1 | I/O | Data Input/Output |
| 12 | I/O2 | I/O | Data Input/Output |
| 13 | I/O3 | I/O | Data Input/Output |
| 14 | VSS | - | Ground |
| 15 | I/O4 | I/O | Data Input/Output |
| 16 | I/O5 | I/O | Data Input/Output |
| 17 | 1/O6 | I/O | Data Input/Output |
| 18 | I/O7 | I/O | Data Input/Output |
| 19 | I/O8 | I/O | Data Input/Output |
| 20 | CS | 1 | Chip select Input |
| 21 | A10 | 1 | Address input |
| 22 | OE | O | Out put enable |
| 23 | A11 | 1 | Address input |
| 24 | A9 | 1 | Address input |
| 25 | A8 | 1 | Address input |
| 26 | A13 | 1 | Address input |
| 27 | WE | 1 | Write Enable input |
| 28 | VDD | - | Power Supply |

3. Truth table

| CS | OE | WE |
| :---: | :---: | :---: |
| $H$ | $X$ | $X$ |
| $L$ | $H$ | $H$ |
| $L$ | $H$ | $H$ |
| $L$ | $L$ | $H$ |
| $L$ | $X$ | $L$ |

< MEMO >

